M-Labs Forum
Sign Up
Log In
Sinara
Start a Discussion
Sinara
All Discussions
Tags
General
Giving a tutorial
Announcements
Asking for help
Meetings
ARTIQ
Sinara
Migen
More...
Latest
Latest
Top
Newest
Oldest
D
ARTIQ 9 with NAC3 not providing error messages
Asking for help
ARTIQ
Sinara
sb10q
replied
3 hours ago
2
2 replies
D
ARTIQ9/NAC3 gateware issue
Asking for help
ARTIQ
Sinara
debry
replied
14 hours ago
2
2 replies
F
Problem encountered in setup nix develop environment
Asking for help
ARTIQ
Sinara
sb10q
replied
4 days ago
3
3 replies
F
Difference of file size of the binary gateware and firmware
Asking for help
ARTIQ
Sinara
architeuthis
replied
5 days ago
3
3 replies
D
Bug in Urukul DRG: output depends on power cycling Kasli (SoC)
Asking for help
ARTIQ
Sinara
dtsevas
replied
9 days ago
1
1 reply
D
Bug in Urukul DRG: output amplitude is initialized to lower limit
Asking for help
ARTIQ
Sinara
dtsevas
replied
12 days ago
3
3 replies
H
Trouble installing second dds (urukul ad9910)
Asking for help
ARTIQ
Sinara
srenblad
replied
12 days ago
14
14 replies
D
Bug in new Urukul features
Asking for help
ARTIQ
Sinara
dtsevas
started
13 days ago
0
0 replies
D
`proto_rev` in system description file required to use new Urukul features?
Asking for help
ARTIQ
Sinara
dtsevas
replied
13 days ago
3
3 replies
J
Urukul Nominal Output Power Incorrect
Asking for help
Sinara
JBLYONS
replied
14 days ago
1
1 reply
D
"can't modify CPUCS: Broken pipe" on Digilent's JTAG-HS2 cable
Asking for help
Sinara
dtsevas
replied
19 days ago
7
7 replies
F
CPLD version problem
Asking for help
ARTIQ
Sinara
FENIX
replied
a month ago
4
4 replies
A
AFE card power questions (using with Shuttler)
Asking for help
Sinara
ajras
replied
21 Apr
5
5 replies
I
Booster stucked in reboot cycle
Asking for help
Sinara
StefanK
replied
18 Apr
11
11 replies
C
kernel stuck at initialization of phaser
Asking for help
ARTIQ
Sinara
ccv
replied
7 Apr
2
2 replies
C
Help Avoiding RTIO Underflow During Fast TTL Edge Count
Asking for help
ARTIQ
Sinara
claytonho
replied
2 Apr
1
1 reply
S
Urukul cfg_sw() turns off other channel(s)
Asking for help
ARTIQ
Sinara
simonschey
replied
28 Mar
3
3 replies
S
Urukul RAM-mode delay between io_update Pulse and start of sweep
Asking for help
Sinara
occheung
replied
26 Mar
5
5 replies
Z
Increase maximum ouput amplitude of PServo?
Asking for help
ARTIQ
Sinara
zhdar
started
21 Mar
0
0 replies
F
Phase noise of Mirny
Asking for help
Sinara
sb10q
replied
19 Mar
2
2 replies
Load More
Loading...
This site is best viewed in a modern browser with JavaScript enabled.
Something went wrong while trying to load the full version of this site. Try hard-refreshing this page to fix the error.
Sinara
ARTIQ 9 with NAC3 not providing error messages
ARTIQ9/NAC3 gateware issue
Problem encountered in setup nix develop environment
Difference of file size of the binary gateware and firmware
Bug in Urukul DRG: output depends on power cycling Kasli (SoC)
Bug in Urukul DRG: output amplitude is initialized to lower limit
Trouble installing second dds (urukul ad9910)
Bug in new Urukul features
`proto_rev` in system description file required to use new Urukul features?
Urukul Nominal Output Power Incorrect
"can't modify CPUCS: Broken pipe" on Digilent's JTAG-HS2 cable
CPLD version problem
AFE card power questions (using with Shuttler)
Booster stucked in reboot cycle
kernel stuck at initialization of phaser
Help Avoiding RTIO Underflow During Fast TTL Edge Count
Urukul cfg_sw() turns off other channel(s)
Urukul RAM-mode delay between io_update Pulse and start of sweep
Increase maximum ouput amplitude of PServo?
Phase noise of Mirny
Next Page »