M-Labs Forum
Loading...
This site is best viewed in a modern browser with JavaScript enabled.
Something went wrong while trying to load the full version of this site. Try hard-refreshing this page to fix the error.
Sinara
Phaser capabilities
SINARA I/O Card ground
Using SPI Interface on EEM Connectors of Kasli for custom Hardware
MIQRO Simulator
Developing Artiq on Windows (WSL2)
Long TTL pulse behavior, TTL stays high
Swiching sampler termination
Concurrent RPC calls lead to corrupted responses
Kasli stops responding, then restarts
phaser - bypassing upconverter
artiq DDS phase noise
SUServo with frequency modulation
Mirny continous frequency change
Mirny DIP switch
Version mismatch
Using SU Servo mode and freestanding Urukul in the same experiment
DAC panel empty in ARTIQ dashboard
ConnectionResetError with fresh gateware
LoadError: cannot load kernel
Satellite DRTIO Setup
« Previous Page
Next Page »