I want to include existing VHDL RTL code in a nMigen project. I can use Instance for instantiating the block inside a nMigen. I don't know how to add the VHDL file(s) so they are included when building the bitstream. Is this possible ?
Add those files to the synthesis tool using Platform.add_file in nmigen.build: