M-Labs Forum
Loading...
This site is best viewed in a modern browser with JavaScript enabled.
Something went wrong while trying to load the full version of this site. Try hard-refreshing this page to fix the error.
nMigen
Who is developing nmigen?
weird simulation behaviour involving sync and complex module hierarchies
SIMD partitionable version of Signal
Extra RTL files for Instance
HeavyX wishbone memory mapping