M-Labs Forum
Loading...
This site is best viewed in a modern browser with JavaScript enabled.
Something went wrong while trying to load the full version of this site. Try hard-refreshing this page to fix the error.
Sinara
Artiq moninj connection issue
Dead time between build and run
Incorrect frequency output from phaser with trf_write() function
Time tag with TTL input
Urukul init() error "no valid window/delay"
unable to get DDS output.
Sweep a large range of frequencies in one experiment with Phaser board
Phase ambiguity in Urukul
Best method for retrieving dataset data while inside kernel
Integration of Sinara (ATRIQ) and other control system
Minimum input voltage for SMA TTL
Stabilizer - nonzero Ki and offsets
Amplitude modulation on phaser
Kasli board power issues
DRTIO disconnects
Kasli noise
Hybrid National instruments/ M_Labs hardware
Sinara Sampler Fast Mode Delay
SUServo -- Unable to get DDS output
Sampler reading values in-between -10 to 5V when input is 0-5V
« Previous Page
Next Page »