Migen

F
Can not access to Vivado when building the ARTIQ
- Asking for helpARTIQMigen
- nka replied 13 hours ago
10 replies
F
reg dummy_x in generated verilog
- GeneralMigen
- sb10q replied Feb 22, 2024
1 reply
J
How do AD9914 moninj probes work?
- GeneralARTIQMigen
- sb10q replied Mar 2, 2022
1 reply
A
Specifying clock domain for sub-module in a multi-clock parent module.
- Asking for helpMigen
- sb10q replied Dec 1, 2019
3 replies
A
How to reset a submodules from parent module
- Asking for helpMigen
- annguyen1991 replied Nov 22, 2019
2 replies
R
Repair Migen URL links
- GeneralMigen
- sb10q replied Nov 19, 2019
2 replies
F
Testbench not working
- Asking for helpMigen
- sb10q replied Nov 10, 2019
1 reply
F
2 clock domains in submodule?
- Asking for helpMigen
- frankbuss started Nov 9, 2019
0 replies
S
Always Reset Signals That Are Assigned Within An FSM
- Asking for helpMigen
- sb10q replied Nov 1, 2019
1 reply
R
Simulating reset
- Asking for helpMigen
- sb10q replied Sep 27, 2019
3 replies
D
Accessing CSR from the host with Migen
- GeneralMigenMiSoC
- DurandA replied Jul 22, 2019
2 replies
C
Porting a New Board To Migen
- Giving a tutorialMigen
- cr1901 started May 30, 2019
0 replies

Migen