M-Labs Forum
Sign Up
Log In
Migen
Start a Discussion
Migen
All Discussions
Tags
General
Giving a tutorial
Announcements
Asking for help
Meetings
ARTIQ
Sinara
Migen
More...
Latest
Latest
Top
Newest
Oldest
F
Can not access to Vivado when building the ARTIQ
Asking for help
ARTIQ
Migen
nka
replied
15 Apr
10
10 replies
F
reg dummy_x in generated verilog
General
Migen
sb10q
replied
Feb 22, 2024
1
1 reply
J
How do AD9914 moninj probes work?
General
ARTIQ
Migen
sb10q
replied
Mar 2, 2022
1
1 reply
A
Specifying clock domain for sub-module in a multi-clock parent module.
Asking for help
Migen
sb10q
replied
Dec 1, 2019
3
3 replies
A
How to reset a submodules from parent module
Asking for help
Migen
annguyen1991
replied
Nov 22, 2019
2
2 replies
R
Repair Migen URL links
General
Migen
sb10q
replied
Nov 19, 2019
2
2 replies
F
Testbench not working
Asking for help
Migen
sb10q
replied
Nov 10, 2019
1
1 reply
F
2 clock domains in submodule?
Asking for help
Migen
frankbuss
started
Nov 9, 2019
0
0 replies
S
Always Reset Signals That Are Assigned Within An FSM
Asking for help
Migen
sb10q
replied
Nov 1, 2019
1
1 reply
R
Simulating reset
Asking for help
Migen
sb10q
replied
Sep 27, 2019
3
3 replies
D
Accessing CSR from the host with Migen
General
Migen
MiSoC
DurandA
replied
Jul 22, 2019
2
2 replies
C
Porting a New Board To Migen
Giving a tutorial
Migen
cr1901
started
May 30, 2019
0
0 replies
Loading...
This site is best viewed in a modern browser with JavaScript enabled.
Something went wrong while trying to load the full version of this site. Try hard-refreshing this page to fix the error.
Migen
Can not access to Vivado when building the ARTIQ
reg dummy_x in generated verilog
How do AD9914 moninj probes work?
Specifying clock domain for sub-module in a multi-clock parent module.
How to reset a submodules from parent module
Repair Migen URL links
Testbench not working
2 clock domains in submodule?
Always Reset Signals That Are Assigned Within An FSM
Simulating reset
Accessing CSR from the host with Migen
Porting a New Board To Migen